

# Design Optimization of Memristor Based 6T and 7T SRAM Cells using Sleep transistor at Nanoscale Techniques

Vishwas Mishra<sup>1</sup> and Shalini Singh<sup>2</sup>

<sup>1</sup> ECE Department, Swami Vivekanand Subharti University,  
Meerut, Uttar Pradesh, India

<sup>2</sup> ECE Department, Pranveer Singh Institute of Technology,  
Kanpur, Uttar Pradesh, Indian

## Abstract

The factors which affect the need of low power design is the rising of leakage current, scaling of technologies and large power dissipation in high performance computing systems. Due to aggressive scaling of devices, leakage current is increasing to an inevitable extent and the efforts have been made to propose an optimized circuit to reduce the power consumption. In this paper, we have proposed a 6T Memristor based SRAM and 7T Memristor based SRAM by employing sleep transistor stacking technique. The outcome has resulted in optimization of leakage current and power dissipation by 16.82% and 45% respectively. At 45 nm technologies, impact of process parameter variations largely affects the proposed circuit. In this paper, the effects and remedies of process parameter variations have also been discussed, explored and elaborated. The results have been validated and compared with the standard results. The simulation results have been carried out in Cadence Virtuoso 45nm technology.

**Keywords:** Memristor, 6T SRAM, 7T SRAM and Sleep Transistor.

## 1. Introduction

SRAM stands for Static Random Access Memory. SRAM is a volatile memory which can store data till the power is on and as the power supply gets OFF, the stored data cannot be retained. Memory cell of SRAM is the latch or flip-flop i.e. in the form of inverters. It is used to store the value given in the form of input. SRAMs are available in different types of technologies like bipolar and MOS technologies, although various applications use SRAMs made up of NMOS or SRAMs made of CMOS technology [1]. As we know that BJTs which are Bipolar in nature are fast in operation. They have the plus point of speed whereas the MOS related devices have much greater capacities and lower power consumption[2]. They are commonly used as the internal memory of a computer. The CPU continually performs read and write operations on this memory at a very fast rate. The memory chips that are

interfaced to the CPU have to be therefore, fast enough to be compatible with the CPU commands. Every device has its own speed of operation, but to have proper functioning and synchronization it is necessary to match the commands of CPU[3,4]. Today's requirement while designing any electronic device is small or compact size and high performance or high speed operation. SRAMs fulfill this requirement. Many microprocessors controlled instruments and appliances have very small memory capacity requirements [5]. Some instruments such as digital storage oscilloscopes and logic analyzers require very high speed memory. For such applications, SRAMs are normally used. In this paper we have discussed why 7TSRAM is better than 6TSRAM and why the sleep technique used SRAM is better than the simple one [6]. It is observed through parameters like leakage current, voltage and total transient power. It was found after the calculations that all the above mentioned parameters were reduced in the bit cell sleep technique employed SRAMs.

## 2. Memristor

Unlike the conventional two terminal device like capacitor, inductor Memristor is a device that exhibits non-volatile property and retention characteristic that are worthy of storing data that are stable<sup>[7,8,9]</sup>. It can be used as a two terminal device and if needed as a three terminal device also. To make Memristor three terminal device, one transistor is used in one of the terminals of memristor with its gate terminal as sel (select). Drain is connected to one of the terminals and the other end is grounded. When current flows into the thick line of memristor symbol, resistance of the device decreases and when current flows out of the thick black line, resistance of the device increases. Based on these actions of resistances, memristors are able to perform different logic operations.

Memristors give the functional relationship between magnetic flux and electric charge [10, 22]

$$f(\Phi_m(t), q(t)) = 0 \quad (1)$$

Where,  $\Phi_m$  is defined as the magnetic flux linkage and is defined as the integral of voltage over time. Mathematically [11] it is represented as

$$M(q) = d\Phi_m / dq \quad (2)$$

$$M(q(t)) = (d\Phi_m / dt) / (dq / dt) = V(t) / I(t) \quad (3)$$

As shown in the above equations, memristor is associated with both magnetic flux linkage and charge its unit becomes  $W_b$  per C or ohms. It shows all the fundamental elements namely resistor, capacitor, inductor and the fourth missing element that was discovered by Leon O. Chua in the year 1971 [12]. Next is the symbol of fourth element Memristor with i/o terminals.

### 3. 6T SRAM Operation

6T Memristor based SRAM is the generic SRAM cell. It requires six transistors per bit. To start the operation of cell, word line is asserted or enabled. It has two inverters that are cross-coupled with two transistors M5 and M6 that are further connected to bit lines BL and BLB. M5 and M6, also termed as Pass transistors, are controlled by the Word Line (WL).




Fig.1. 6T Memristor based SRAM cell

6T Memristor based SRAM has three operation states namely write, read and hold. As mentioned earlier, M5 and M6 transistors are controlled by the Word Line (WL) which indicate that the word line decides whether the operation is hold or read or write. If WL is zero ( $WL = 0$ ),

the operation is HOLD and if WL is one ( $WL = 1$ ), the operation is either READ or WRITE.

In HOLD operation, the word line is not asserted. It is made to be equal to zero ( $WL = 0$ ). As a result, the pass transistors are OFF and the data is held in the latch.

In WRITE operation, word line is asserted and is made equal to one ( $WL = 1$ ), as a result of which the pass transistors are ON and the new data or the new value or the new voltage applied to BL and BLB is overwritten in the latch [13].

In READ operation,  $WL = 1$  so M5 and M6 transistors are ON. Both the BL and BLB bit lines are pre-charged to logic 1. Values stored in Q and QB are transferred to the bit lines by leaving BL to its pre-charged value and discharging BLB to logic 0 [14].

### 4. 7T SRAM Operation

7T Memristor based SRAM is composed of two CMOS inverters cross-coupled to each other with pass transistors that are further connected with the bit lines BL and BLB. In addition to this 7T SRAM has one extra NMOS transistor connected to word line. An extra NMOS transistor N5 is used for the feedback connection and disconnection [15].




Fig.2. 7T Memristor based SRAM cell

In WRITE operation, N5 is turned OFF. As a result, feedback connection gets OFF and SRAM cell behaves like two cascaded inverters; inverter 2 followed by inverter 1. When some value is assigned at the input, BLB carries the complement of that assigned value which is transferred

to drive the inverter 1. To write zero (0), BLB is kept one (1) and to write one (1), BLB is kept zero (0) [16].

In READ operation, N5 is turned ON and in this mode, the cell behaves like conventional 6T1R1W1C1SRAM cell. Both BL and BLB are pre-charged high before and after the read and write operation [17].

### 5. Sleep Transistor Technique

The technique used in this paper is sleep technique. The need of using this technique arises from the fact that as the technologies are being scaled down, leakage current is becoming a limitation which is stated clearly in ITRS. As the successive technologies are scaled down to 180nm, 90nm, 45nm and so on, the channel length is reducing. As a result, gate oxide thickness and threshold voltage is also changing and is scaled down, which affects the leakage current, this in term also impact the power dissipation [18,19] of the circuit. As we know that, power dissipation is given as:

$$P_D = C (V_D)^2 F \quad (4)$$

where, C is the capacitance,  $V_D$  is the power supply and F is the switching frequency.

Leakage power is given by;

$$P_L = I_L \cdot V_D \quad (5)$$

where,  $I_L$  is the leakage current and  $V_D$  is the power supply.




Fig.4. Sleep Technique employed 6T Memristor based SRAM




Fig.5. Sleep Technique employed 7T Memristor based SRAM

Hence, if we are able to minimize this leakage current, power leakage can also be minimized to a great extent and hence this technique of sleep is used. So bit cell sleep technique [1] is used to minimize the gate leakage current which is a high threshold voltage transistor that can be either PMOS or NMOS [20,21].




Fig.7. Sleep technique employed SRAM representing leakage parameter; leakage current in (pA), voltage in (mV), power in (nA)

### Conclusions

This SRAM based paper brings forth the design of simple Memristor based 6T SRAM, 7T SRAM and sleep technique employed 6T SRAM, 7T SRAM in 45nm technology. By observing the graphs and the tabular contents, it is evident that 7T SRAM is better than the 6T SRAM and the sleep technique employed 7T SRAM is better than the 6T SRAM

due to the reduction in leakage parameters and effective power consumption. The proposed technique reduces the gate leakage current which is one of the main factors influencing the performance of SRAM due to the scaling of technologies. It is also found that the power consumed by the sleep technique SRAMs is less when compared with the simple SRAMs. This verifies the objective of this paper that the technique employed SRAMs are better than the simple SRAMs.

### Acknowledgments

This work has been supported by ITM University Gwalior in collaboration with Cadence virtuoso Design System, Bangalore India. The author would like to express their sincere thanks to them for their unconditional support and successful completion of this paper.

### References

- [1] S. Khandelwal, S. Akashe and S. Sharma, "Supply Voltage Minimization Technique for SRAM Leakage Reduction", *Journal Of Computational and Theoretical Nanoscience*, vol. 9, no.8 pp. 1044-1048, 2012
- [2] S. Akashe and S. Sharma, "High Density and Low Leakage Current based SRAM Cell using 45nm Technology," Taylor & Francis, *International Journal of Electronics*, vol. 100, no. 4, pp. 536-552, 2013.
- [3] E.Grossae, M. Stucchi, K. Marx, et.al, "Read Stability and Write Ability Analysis of SRAM Cells For Nanometer Technologies", *IEEE Journal Of Solid-States Circuits*, vol. 41, no. 11, pp. 2577-2588, 2006.
- [4] G.Pasandi, and S.M. Fakhraie, A New Sub-Threshold 7T SRAM Cell Design With Capability of Bit-Interleaving in 90 nm CMOS, 21st ICEE, pp. 1-6, 2013.
- [5] J. M. Rabaey, *Low Power Design Essentials*, Springer-Verlag, New York, NY, USA, 2009
- [6] S. Mishra, A. Dubey, S. S. Tomar, S. Akashe, "Design and Simulation Of High Level Low Power 7T SRAM Cell Using Various Process And Circuit Technology", *IEEE*, pp-1-7, 2012
- [7] R.Hobson, "A New Single-Ended SRAM Cell With Write-Assist", *IEEE Transaction on VLSI System*, vol. 15 no. 2, pp- 173-181, 2007.
- [8] B. Alorda, G. Torrens, S. Bota, J. Segura, "8T vs. 6T SRAM Cell Radiation Robustness: A Comparative Analysis", *Elsevier Microelectronics Reliability*, vol.51, no.2, pp-350-359, 2011.
- [9] R. J. Evans and P. D. Franzon, "Energy Consumption Modeling and Optimization For SRAM's," *IEEE J. Solid-State Circuits*, vol. 30, no. 5, pp. 571-579, 1995.
- [10] A.Chandrakasan, *Technologies for Ultra Dynamic Voltage Scaling*, *IEEE*, vol. 98, no. 2, pp. 191-214, 2010.
- [11] M. Powell, S.-H. Yang, B. Falsafi, K. Roy and T. N. Vijay kumar, Gated-Vdd: A Circuit Technique to Reduce Leakage in Deep-Submicron Cache Memories. *Proc. of Int. Symp., Low Power Electronics and Design*, pp. 90-95, 2000
- [12] S. Natarajan and A.Shubat, "SRAM Design in the Nanoscale era", *Proc. Int. Solid State Circuits Conf.*, vol. 48, pp. 366-367, 2005
- [13] S. Ghosh and K. Roy, "Parameter Variation Tolerance and Error Resiliency: New Design Paradigm for the Nanoscale Era", *Proc. of the IEEE* vol. 98, no. 10, pp. 1718-1751, October 2010
- [14] H. Qin, Y. Cao, D. Markovic, A. Vladimirescu and J. Rabaey, "SRAM Leakage Suppression By Minimizing Standby Supply Voltage", *Proc.Int. Symp., Quality Electronic Design*, pp. 55-60, 2004
- [15] P. Gupta, S. Khandelwal, S. Akashe, "An Ultra-Low-Power Low Voltage Two Stage CMOS Operation Amplifier in 45nm Technology", *Journal of Nanoelectronic and Optoelectronic*, vol. 10, no.6, pp. 1-6, 2015
- [16] V. Sable, S. Akashe, "Noise Voltage Apportioned A New Reliability Concern In Low Power 10T SRAM cell using FinFET devices", *Journal of Nanoelectronic and Optoelectronic*, vol. 10, no.6, pp. 745-748, 2015
- [17] S. Khandelwal, V. Gupta, B. Raj, R. D. Gupta, "Process Variability Aware Low Leakage Reliable Nano Scale Double-Gate SRAM cell Design Technique", *Journal of Nanoelectronic and optoelectronic*, vol. 10, no.6, pp. 810-817, 2015
- [18] L. O. Chua, "Memristor -The Missing Circuit Element," *IEEE Transactions on Circuit Theory*, vol.18, no.5, pp.507-519, September 1971.
- [19] S. Williams "How We Found The Missing Memristor," *IEEE SPECTRUM* vol.45, no.12, PP.28-35, 2008.
- [20] S. P. Mohanty, "Memristor: From Basics to Deployment," *IEEE*, vol. 32, no. 3, pp. 34-39, May-June 2013.
- [21] Leon O. Chua, "The Fourth Element," *Proceedings of the IEEE*, vol. 100, no. 6, pp. 1920-1927, June 2012.
- [22] Di Ventra M, Pershin Y.V., Chua L.O., "Circuit Elements With Memory: Memristors, Memcapacitors, and Meminductors," *IEEE*, vol. 32, no. 3, pp. 1717 - 1724, October 2009.

**Vishwas Mishra** is born in Chhindwara (India) on 20<sup>th</sup> July 1988. He received the B.E. degree in Electronic and Communication from the Rajiv Gandhi Technical University Bhopal, India, in 2010. He did M-Tech (VLSI Design) from ITM University Gwalior in year 2015. His areas of research are Modeling of Novel Semiconductor Devices, and VLSI Technology, Ultra Low Power VLSI/ULSI Design and Technology

**Shalini Singh** is is born in Gwalior (India) on 24<sup>th</sup> June 1990. She received the B.E. degree in Electronic and Communication from the Rajiv Gandhi Technical University Bhopal, India, in 2012. He did M-Tech (VLSI Design) from ITM University Gwalior in year 2015. His areas of research are Modeling of Novel Semiconductor Devices, and VLSI Technology, Ultra Low Power VLSI/ULSI Design and Technology